

processor for receiving the successive sets of input data and providing the successive sets of output data,

the method comprising, for a set of input data and a set of output data, the following steps:

1 F2 a configuration step in which the memory system is set up by means of control commands associated with the set of input data and the set of output data; and

an execution step in which, on the basis of the control commands, the memory system:

ensures that input data and output data are not simultaneously required for writing and reading from one of the plurality of memory circuits.

---

#### REMARKS

Claims 1-5 remain pending in this application. Claims 1, 4 and 5, the independent claims, have been amended. Favorable reconsideration is respectfully requested.

In the Office Action, Claims 1-5 were rejected under 35 U.S.C. 102 as being anticipated by U.S. Patent 4,734,850 (Torii et al.)

Applicant respectfully submits that the rejected claims as amended are patentable for at least the following reasons.

Claim 1 has been amended to recite that all of a plurality of memory circuits are accessible by a first processor and a second processor.

As understood by Applicant, Torii et al. relates to a data process system that

includes plural storage means each one of which is capable of concurrent and intermediate reading and writing of a set of data signals. As shown in Fig. 1, all of the multiple FIFO memory units (20-22) are not accessible by two respective E-units (4-6).

At least for the above reasons, Claim 1 is believed patentable over Torii et al.

Independent Claims 4 and 5 recite a similar feature as discussed above in regard to Claim 1, and are believed allowable for at least similar reasons.


A review of the other art of record has failed to reveal anything which, in Applicant's opinion, would remedy the deficiencies of the art discussed above, as reference a against the independent claims. Those claims are therefore believed patentable over the art of record.

The other rejected claims in this application are each dependent from one or another of the independent claims discussed above and are therefore believed patentable for the same reasons. In addition, however, each dependent claim is also deemed to define an additional aspect of the invention, and should be individually considered on its own merits.

In view of the foregoing amendments and remarks, Applicant respectfully requests favorable reconsideration and early passage to issue of the present application.

Applicant's undersigned attorney may be reached by telephone at the number given below.

Respectfully submitted,

By   
Rick de Pinho, Reg. No. 41,703


Mail all correspondence to:  
US PHILIPS CORPORATION  
580 White Plains Road  
Tarrytown, NY 10591  
Tel: (914) 333-9609

For Tony E. Piotrowski, Reg. No 42,080  
Attorney for Applicants

**CERTIFICATE OF MAILING**

It is hereby certified that this correspondence is being deposited with the  
United States Postal Service as first-class mail in an envelope addressed to:

COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

On 2/28/03  
By   
Rick de Pinho, Reg. 41,703

## Appendix of Marked-up Claims

1. (Amended) A data processing arrangement comprising:

a first processor for providing successive sets of input data;

a second processor for receiving successive sets of output data;

a memory system including a plurality of memory circuits where ~~each~~ all of the plurality of memory circuits ~~is~~ are accessible by the first processor and the second processor ;

a master controller for setting up the plurality of ~~independent~~ memory circuits of said memory system using control commands associated with a set of input data and a set of output data; and

a control unit for, on the basis of the control commands, ensuring that input data and output data are not simultaneously required for writing and reading from one of the plurality of independent memory circuits.

4. (Amended) A memory system comprising:

a plurality of memory circuits for receiving successive sets of input data and for providing successive sets of output data, all of the plurality of memory circuits being accessible by at least two processors;

a control unit being programmable by means of control commands associated with a set of input data and a set of output data and, on the basis of these control commands, for ensuring that input data and output data are not simultaneously required for writing and reading from one of the plurality of memory circuits.

5. (Amended) A method of processing data in a data processing arrangement including a first processor for providing successive sets of input data, a second processor for receiving successive sets of output data and a memory system including a plurality of memory circuits that are all accessible by both the first and processor and the second processor for receiving the successive sets of input data and providing the successive sets of output data,

the method comprising, for a set of input data and a set of output data, the following steps:

a configuration step in which the memory system is set up by means of control commands associated with the set of input data and the set of output data; and

an execution step in which, on the basis of the control commands, the memory system:

ensures that input data and output data are not simultaneously required for writing and reading from one of the plurality of memory circuits.